A clock tree or clock distribution network is used to provide a reference time signal throughout a synchronous digital circuit.  Faster clock frequencies and increasing design complexity have made the performance of clock and timing devices very important.  Key constraints for a reliable clock and timing design include jitter, skew, noise levels, and fanout.