IP CORE DDR SDRAM CTLR EC/ECP

Manufacturer:
MFG Part #:

DDRCT-GEN-E2-U6

Part #:
DDRCT-GEN-E2-U6
Availability:
Short Lead Time
RoHS Status:
Unit Price:$1,332.31
Qty:
Minumum Qty: 1
Ask a Question
Call Me
Email This Page
 
 

Product Information

Back to top
Development Software DDR SDRAM Controler Pipelind User Config. DDR (Double Data Rate) SDRAM was introduced as a replacement for SDRAM memory running at bus speeds over 75MHz. DDR SDRAM is similar in function to regular SDRAM but doubles the bandwidth of the memory by transferring data twice per cycle (on both edges of the clock signal), implementing burst mode data transfer. The DDR SDRAM Controller is a parameterized core. This allows the user to modify the data widths, burst transfer rates, and CAS latency settings of the design. In addition, the DDR core supports intelligent bank management. By maintaining a database of “all banks activated” and the “rows activated” in each bank, the DDR SDRAM Controller decides if an active or pre-charge command is needed. This effectively reduces the latency of read/write commands issued to the DDR SDRAM.
 

Specifications

Back to top
Category
Programmers, Development Systems
Series
ispLeverCORE™
Standard Package
1
Type
License
 

Documents

Back to top
Lattice Semiconductor User Guide

Previously Viewed Products

IP CORE DDR SDRAM CTLR EC/ECP
Part #: DDRCT-GEN-E2-U6
IP CORE DDR SDRAM CTLR EC/ECP